

Circuit Simulation Lab:30

Design of SIPO


Introduction

The purpose of this experiment is to design a 4 bit SIPO. A serial-in, parallel-out shift register is similar to the serial-in, serial-out shift register in that it shifts data into internal storage elements and shifts data out at the serial-out, data-out, pin.

Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



Design the above Circuit in Verilog HDL and write its testbench and capture the Waveforms.

Use Behavior modeling